PATENT COOPERATION TREATY

PCT

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

(Chapter II of the Patent Cooperation Treaty)

(PCT Article 36 and Rule 70)

REC'D	0 4	APR	2006	
WIPO			PC	

Applicant's or agent's file reference P10003WO/PDGW	FOR FURTHER ACT	rion :	See Form PCT/IPEA/416			
International application No. International filing date (d PCT/GB2004/005053 02.12.2004		ay/month/year)	Priority date (day/month/year) 03.12.2003			
International Patent Classification (IPC) or national classification and IPC INV. G06F17/50						
Applicant SYMGENIS LIMITED						
Authority under Article 35 and tra	ensmitted to the applicant	according to Article 30	International Preliminary Examining i.			
2. This REPORT consists of a total of 5 sheets, including this cover sheet.						
3. This report is also accompanied	by ANNEXES, comprising); 	6 N			
a. 🛭 sent to the applicant and	to the International Burea	u) a total of 3 sheets,	as follows:			
sheets of the description, claims and/or drawings which have been amended and are the basis of this report and/or sheets containing rectifications authorized by this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions).						
☐ sheets which supersomers beyond the disclosur Supplemental Box.	ede earlier sheets, but wh e in the international appli	ich this Authority cons cation as filed, as indic	iders contain an amendment that goes cated in item 4 of Box No. I and the			
b. (sent to the International Bureau only) a total of (indicate type and number of electronic carrier(s)), containing a sequence listing and/or tables related thereto, in celectronic form only, as indicated in the Supplemental Box Relating to Sequence Listing (see Section 802 of the Administrative Instructions).						
Relating to Sequence Lis	sing (see Section 602 or i	ne Administrative men	uolione).			
4. This report contains indications	relating to the following ite	ems:				
⊠ Box No. I Basis of the re	port					
☐ Box No. II Priority			the best of the little			
i		rd to novelty, inventive	step and industrial applicability			
☐ Box No. IV Lack of unity of	of invention	Vicinia na sianal kaoni are 10	, inventive stap or industrial			
applicability; o	applicability; citations and explanations supporting such statement					
☐ Box No. VI Certain docum		ication				
	ts in the international appl					
☐ Box No. VIII Certain obser	vations on the internationa	αι αμμιισατιστι				
Date of submission of the demand		Date of completion of th	is report			
24.01.2006		04.04.2006				
Name and mailing address of the international preliminary examining authority:		Authorized officer	antisches Potentent.			
European Patent Office - P.B. 5818 Patentlaan 2 NL-2280 HV Rijswijk - Pays Bas Tel. +31 70 340 - 2040 Tx: 31 651 epo nl		Radev, B	5 - 1100 to 1200 to 12			
Fax: +31 70 340 - 3016	•	Telephone No. +31 70	340-3682			

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

International application No. PCT/GB2004/005053

	Вох	No. I	Basis of the report		
1.	With filed	Vith regard to the language , this report is based on the international application in the language in which it was led, unless otherwise indicated under this item.			
		This re	port is based on translations from the original language into the following language , s the language of a translation furnished for the purposes of:		
		□ pub	rnational search (under Rules 12.3 and 23.1(b)) dication of the international application (under Rule 12.4) drnational preliminary examination (under Rules 55.2 and/or 55.3)		
2.	hav	e been	I to the elements * of the international application, this report is based on <i>(replacement sheets whicl</i> furnished to the receiving Office in response to an invitation under Article 14 are referred to in this originally filed" and are not annexed to this report):		
	Des	cription	ı, Pages		
	1-56	•	as originally filed		
	Clai	ims, Nu			
	1-18	3	received on 24.01.2006 with letter of 24.01.2006		
Drawings, Sheets		wings, \$	Sheets		
	1/7-	7/7	as originally filed		
		a sequ	uence listing and/or any related table(s) - see Supplemental Box Relating to Sequence Listing		
з.		The a	mendments have resulted in the cancellation of:		
		☐ the	e description, pages e claims, Nos.		
		☐ the	drawings, sheets/figs sequence listing <i>(specify)</i> :		
		□ an	y table(s) related to sequence listing (specify):		
4.	□ had Suj	d not be	eport has been established as if (some of) the amendments annexed to this report and listed below een made, since they have been considered to go beyond the disclosure as filed, as indicated in the ntal Box (Rule 70.2(c)).		
	•	. □ the	e description, pages e claims, Nos.		
		□ the	e drawings, sheets/figs e sequence listing <i>(specify)</i> :		
		□ an	y table(s) related to sequence listing <i>(specify)</i> :		
	*	If it	cem 4 applies, some or all of these sheets may be marked "superseded."		

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

International application No. PCT/GB2004/005053

		(No. III Non-establishment o dicability	f opiı	nion with regard to novelty, inventive step and industrial	
1.	. The questions whether the claimed invention appears to be novel, to involve an inventive step (to be non-obvious), or to be industrially applicable have not been examined in respect of:				
		the entire international application,			
	\boxtimes	claims Nos. 1-18			
		because:			
		the said international application, or the said claims Nos. relate to the following subject matter which does not require an international preliminary examination (specify):			
		the description, claims or drawings (indicate particular elements below) or said claims Nos. are so unclear that no meaningful opinion could be formed (specify):			
		the claims, or said claims Nos. are so inadequately supported by the description that no meaningful opinion could be formed.			
	\boxtimes	no international search report h	nas b	een established for the said claims Nos. 1-18	
		and the standard provided for in Annex			
		the written form		has not been furnished	
				does not comply with the standard	
		the computer readable form		has not been furnished	
				does not comply with the standard	
		the tables related to the nucleon not comply with the technical r	otide a equir	and/or amino acid sequence listing, if in computer readable form only, do ements provided for in Annex C- <i>bis</i> of the Administrative Instructions.	
	⊠ 1	See separate sheet for further	detai	ils	

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY (SEPARATE SHEET)

PCT/GB2004/005053

Re Item III.

The invention as defined by the originally filed claims 1 - 19, 26 relates to the verification of a processor design. Said verification is performed by running a simulation with two models and comparing the results provided by each of the models. The dependent claims, as originally filed, further specify that the first model is a model of the of the instruction set of the processor while the second model is a model of the hardware implementation of said processor. The dependent claims also specify how the execution of the simulation of the two models is synchronized. Said synchronization is an essential par of the invention, because as indicated in the description (p. 12, first paragraph) the invention is directed to verifying processor designs supporting out of order instruction execution.

The search has been carried out for the **claimed** invention and with due regard to the description and drawings, as required by Article 15(3), Rule 33.3 PCT and the Guidelines (2.02). As a result a plurality of documents relevant to the **claimed** invention were revealed.

The characterising part of claim 1 currently on file, filed with a letter dated 24.01.2006, introduces the step of automatic generation of the instruction set model by compiling the specification. As indicated by the applicant in his letter, accompanying his demand for International Preliminary Examination, the problem solved by the invention is now how to automate the generation of said model.

The newly introduced feature does not have any technical relationship neither with the implementation model nor with the problem of concurrently running the two models and synchronizing their execution. It is even not related to the problem of processor verification, because the model can be used for a plurality of tasks among which system prototyping, specification validation, educational purposes etc.

As there is no technical interaction and therefore no synergetic effect between the newly introduced feature and the other features of claim 1, said claim comprises merely a juxtaposition of features.

And in deed as the problems of running the two models in parallel and automatically

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY (SEPARATE SHEET)

International application No.

PCT/GB2004/005053

generating an executable model from specification are not technically interrelated, a document disclosing only the compilation of a specification model and not teaching the execution of two different models for verification purposes would, in combination with any of the relevant documents cited in the Search Report, render current claim 1 not inventive. Such a document, however, could not be retrieved by performing the search for the invention as defined in the original set of claims.

Therefore the newly introduced feature defines a separate invention which could not have and has not have been searched when performing the search for the originally claimed invention.

Therefore no opinion can be issued regarding the novelty and inventive step of the currently **claimed** subject-matter, because it has not been searched (Rule 70.1(d)).

AMENDED CLAIMS

Printed: 30-03-2006

5

10

15

20

30

- 1. A method of verifying a processor design against a processor specification, the method comprising the steps of
 - a) creating a verification environment;
 - b) executing an instruction sequence in a first simulation process within the verification environment, the first simulation process comprising the execution of the instruction sequence according to a representation of the processor specification;
- c) executing the instruction sequence in a second simulation process, the second simulation process comprising the execution of the instruction sequence according to a representation of the processor design; and
 - d) comparing the results of the first simulation with the results of the second simulation within the verification environment in order to verify the processor design,

characterised in that the representation of the processor specification is a machine-executable representation and the method comprises the step of processing the processor specification with a compiler to automatically generate the machine-executable representation of the processor specification for the first simulation process.

- A method according to any preceding claim, wherein the processor specification comprises a
 plurality of verifiable elements.
 - 3. A method according to claim 2 wherein, the verification environment maintains the current state of the plurality of verifiable elements.
- 4. A method according to any preceding claim, wherein the processor specification further comprises a description of any instructions which may be executed by the processor.
 - 5. A method according to claim 4, wherein each said instruction description comprises zero or more actions which define the instruction.
 - A method according to any preceding claim, wherein the processor specification further comprises a description of any stimuli which may cause an exception condition in the processor.
- 7. A method according to claim 6, wherein each said stimulus description comprises zero or more actions which define the stimulus.

Printed: 30-03-2006

5

10

20

25

CLMSPAMD

A method according to claim 2 or any preceding claim dependent on claim 2, wherein each of 8. the verifiable elements is associated with a respective specification queue, the method comprising the further step of:

executing the actions defining an instruction from the instruction sequence within the first simulation, the execution adding zero or more entries to the specification queue.

- 9. A method according to claims 7 and 8, the method further comprising the step of executing the actions defining a stimulus, the execution adding zero or more entries to the specification queue.
- A method according to claim 2, wherein each of the verifiable elements is associated with a 10. respective design queue.
- A method according to any preceding claim, wherein the verification environment receives one 11. or more notifications from the second simulation, the one or more notifications being generated by the 15 operation of the second simulation.
 - A method according to claim 11 further comprising the steps of: 12. the verification environment analysing the one or more received notifications; and the verification environment generating one or more entries in one or more design queue(s) in response to the received notifications.
 - A method according to any preceding claim, further comprising the step of: 13. the verification environment verifies each verifiable element for which the design queue or the specification queue comprise one or more entries, by comparing the respective queues.
 - A method according to claim 13 wherein the verification environment reports an error if the 14. design queue can not be reconciled with the compared specification queue.
- A method according to claims 3, 13 and 14 wherein the verification environment: 30 15. identifies reconcilable entries within each queue; and acts on these entries by removing them from the design and specification queues and updating the state of the corresponding verifiable elements.

5

- 59 -

- 16. A method according to any preceding claim, wherein the verification environment analyses the processor specification to determine a plurality of processor memory elements.
- 17. A method according to claim 16, wherein the verification environment further provides memory resources to the second simulation to implement the plurality of processor memory elements.
 - 18. A computer-readable data carrier comprising code for executing a method according to any of the preceding claims.